VIS

(Verification Interacting with Synthesis) is a tool that integrates the verification, simulation, and synthesis of finite-state hardware systems.

Authored by at , Added: Mar 8, 2004

http://www-cad.eecs.berkeley.edu/Respep/Research/vis/index.html