Organize and Share your Electronics the way you want. Sign-Up for a free account now. It takes only 30 seconds!

Test Methodology of Error Detection and Recovery using CRC in Altera FPGA Devices

Test Methodology of Error Detection and Recovery using CRC in Altera FPGA Devices

This application note describes how to use the enhanced error detection cyclic redundancy check (CRC) feature in the Arria® II, Stratix® III, Stratix IV, Arria V, Cyclone® V, and Stratix V devices. It also describes the test methodology you can use when testing the capability of this feature in the supported devices. Arria V, Cyclone V, and Stratix V devices also support error correction feature.

During FPGA configuration, the error detection CRC feature detects configuration bitstream corruption when the bitstream is transferred from an external device into the FPGA. In user mode, the error detection CRC feature detects a single event upset (SEU) and determines the error type and location. In addition, Arria V, Cyclone V, and Stratix V devices support internal scrubbing, an ability to correct errors detected in user mode.

Read more Here

 

More Articles to Read

Free PCB Sunday: Pick your PCB
Free PCB Sunday: Pick your PCB
App note: Testing inductors at application frequencies
App note: Testing inductors at application frequencies
App note: Working voltage ratings applied to inductors
App note: Working voltage ratings applied to inductors
1968 Princeton Reverb Repairs
1968 Princeton Reverb Repairs
Skill Sunday: Power Over Ethernet for Arduino
Skill Sunday: Power Over Ethernet for Arduino
More on Color TFT Displays ~ The Big Ones — 240 X 320
More on Color TFT Displays ~ The Big Ones — 240 X 320
Magnetic Rotary Encoder
Magnetic Rotary Encoder
Vertical Pole Climbing Robot
Vertical Pole Climbing Robot
ESP8266 Weather Station Projects
ESP8266 Weather Station Projects
Single tube Lethal Nixie clock
Single tube Lethal Nixie clock

Top




Shares