Browse over 10,000 Electronics Projects using the Page Numbering provided at the bottom of each Page.

Altera PHYLite for Parallel Interfaces Loopback

Altera PHYLite for Parallel Interfaces Loopback

This application note showcases loopback reference designs using the Altera PHYLite IP core.

This document is divided into three segments:

  1. A simple input/output PHYLite simulation reference design.
  2. A simple input/output PHYLite with dynamic reconfiguration using Arria 10 devices hardware reference design.
  3. Functional description for the modules and application used in both reference designs.

The simulation reference design is a simple design that simulates the behavior of the Altera PHYLite IP core. This design consists of 2 main components:

  • A device Under Test (DUT) module that includes two Altera PHYLite IP instances.
  • A traffic generator module

 

More Articles to Read

Single-Sided USB Charger
Single-Sided USB Charger
A FPGA controlled RGB LED MATRIX for Incredible Effects – the Hardware
A FPGA controlled RGB LED MATRIX for Incredible Effects – the Hardware
Using Nanotimers to Reduce IoT System Power Consumption by an Order of Magnitude
Using Nanotimers to Reduce IoT System Power Consumption by an Order of Magnitude
Replace a microwave’s beeping with the Windows XP startup sound
Replace a microwave’s beeping with the Windows XP startup sound
A DIY Laser Scanning Microscope
A DIY Laser Scanning Microscope
Reverse-engineering the surprisingly advanced ALU of the 8008 microprocessor
Reverse-engineering the surprisingly advanced ALU of the 8008 microprocessor
ESP8266 LED lighting: QuinLED v2.6 PCB
ESP8266 LED lighting: QuinLED v2.6 PCB
Switching LVDS Graphics in a Laptop Computer
Switching LVDS Graphics in a Laptop Computer
Teleknitting: TV-based string art
Teleknitting: TV-based string art
DIY Bubble Machine
DIY Bubble Machine
Start your day with Nerf target practice!
Start your day with Nerf target practice!
Teardown of a Peaktech 6225A
Teardown of a Peaktech 6225A

Top




Shares